


SUPPLIER MUST SEND EMAIL TO EVB@QORVO.COM IF JOB IS PLACED ON HOLD
SUPPLIER SHALL SEND A COPY OF FINAL WORKING GERBERS TO CEADS@QORVO.COM

LAYER STACK LEGEND




Material	Layer	Thickness	Dielectric Material	Type	Comment
Top Overlay				Legend	HIGH TEMPERATURE, NON-CONDUCTIVE, WHITE EPOXY BASED INK.
Surface Material	Top Solder	0.0004in		Solder Mask	LPI (LIQUID PHOTO-IMAGEABLE) OR LDI (LASER DIRECT IMAGEABLE), GREEN.
Copper	Top Layer	0.0014in		Signal	FINISH THICKNESS = 0.5oz COPPER CLADDING + SURFACE PLATING/VIA PLATING/FINISH
Core		0.0080in	RO4003C	Dielectric	
Copper	Bottom Layer	0.0014in		Signal	FINISH THICKNESS = 0.5oz COPPER CLADDING + SURFACE PLATING/VIA PLATING/FINISH

Total thickness: 0.0112in

NOTES: (UNLESS OTHERWISE SPECIFIED)

- BOARD FABRICATION METHODS MUST COMPLY WITH:
FABRICATE IN ACCORDANCE WITH IPC-6018B; per IPC-6011, CLASS 2.
- ARTWORK FORMAT: GERBER 274X
GERBER DATA SUPPLIED WITH DESIRED FINAL TRACE WIDTHS. PROCESS
COMPENSATION TRACE WIDTH ADJUSTMENTS TO BE DONE BY PCB FABRICATOR
- FINISH PLATING:
METAL 1 (TOP) AND METAL 2 (BOTTOM):
ENIG (ELECTROLESS NICKEL/IMMERSION GOLD);
ELECTROLESS NICKEL per IPC-4552, 118 - 236µin. (3 - 6µm)
IMMERSION GOLD per IPC-4552, 3 - 10 µin (0.08 - 0.25µm)
- FINISHED BOARD THICKNESS: (SEE LAYER STACKUP) ±10%
- COPPER IS PULLED BACK 0.003in. GROUND PLANE ONLY FROM EDGE OF BOARD ON METAL 1 (TOP) AND METAL 2 (BOTTOM). NO PULL BACK ON TAPER; THESE VALUES ARE CRITICAL AND MUST BE INSPECTED.
- TOLERANCE: PC BOARD OUTLINE: ±0.005in.
- BURRS SHALL NOT EXCEED 0.002in.
- VIA PLATING/FILLING:
A. ALL 0.006in WAS UNDER THE DUT ARE TO BE COPPER-FILLED, OVER-PLATED AND PLANARIZED. FINISHED COPPER THICKNESS TO BE 0.0014 ± 0.0004in.
B. ALL OTHER PLATED THRU HOLES TO BE PLATED TO 0.0007 ± 0.0004in. MIN. THICKNESS.
- CONDUCTOR WIDTHS AND SPACING TO BE WITHIN 0.001in. OF CAD DATABASE.
- SOLDERMASK IN PLATED-THRU HOLES IS ACCEPTABLE AS LONG AS IT DOES NOT EXIST ON BACKSIDE OF BOARD.
- ALL HOLES TO BE LOCATED WITHIN ±0.001 OF CAD DATABASE.
- NO VENDOR MARKING OR SERIALIZATION ALLOWED.
- DELIVER BOARDS BAGGED AS: SINGLES
- NO ELECTRICAL TEST NEEDED.



Drill Table

Symbol	Count	Hole Size	Plated	Drill Layer Pair
A	193	0.0060	Plated	Top Layer - Bottom Layer
B	259	0.0100	Plated	Top Layer - Bottom Layer
C	186	0.0120	Plated	Top Layer - Bottom Layer
F	4	0.0900	Plated	Top Layer - Bottom Layer
D	8	0.1000	Plated	Top Layer - Bottom Layer
E	2	0.1200	Plated	Top Layer - Bottom Layer
	652 Total			

* FOR MULTIPLE DRILL PROCESS JOBS SEE: *.DRL, *.DRI, *.DR2, etc.

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES		SAP MATERIAL NUMBER: 302727	
APPROVAL AND RELEASE RECORDS MAINTAINED IN PDE		DESIGNER	DATE
		T. THOMAS	11-28-22
INTERPRET DRAWING PER ANSI/ASME Y14.5 - 2009		ENGR.	P. LITMANEN
		PDE CONTROLLED	
THIRD ANGLE PROJECTION		SIZE DOCUMENT NUMBER	
DO NOT SCALE DRAWING		TITLE	
PROTOTYPE INSTANCE:		QPA1111 EVALUATION PCB DESIGN PACKAGE	
SIZE		QPA1111-4000	
SHEET 1 OF 5		CAD: ALTUM DESIGNER	
SCALE: 2:1		FOR-001324 REV D	

Current Date & Time: 12/1/2022 10:40

ASSEMBLY NOTES:

- 15. WORKMANSHIP & SOLDER PER IPC-A-610C, CLASS 2.
- 16. QORVO DEVICES (DUT) MAY REQUIRE BAKING PER IPC/JEDEC J-STD-020 FOR A MINIMUM OF 24 HOURS AT 125 +/-0.0 DEGREES C. ASSEMBLY MUST TAKE PLACE WITHIN 12 HOURS OF BAKE COMPLETION.
- 17. MANUFACTURERS' PART NUMBERS ARE SUBJECT TO CHANGE BY THE MANUFACTURERS FOLLOWING THE ISSUE OF THIS DOCUMENT, AND ARE THEREBY INCLUDED FOR REFERENCE ONLY. CONTACT QORVO CORORATE ENGINEERING MATERIALS WITH QUESTIONS REGARDING SPECIFIC MANUFACTURERS' PART NUMBERS.
- 18. TAKE CARE NOT TO ADD TOO MUCH SOLDER WHEN ASSEMBLING J1 AND J2 (IF PRESENT).

